

# Digital electronics

J.-M Friedt

FEMTO-ST/time & frequency department

[jmfriedt@femto-st.fr](mailto:jmfriedt@femto-st.fr)

slides at [jmfriedt.free.fr](http://jmfriedt.free.fr)

February 10, 2021

# Plan

7 lessons/lab sessions (4-hour long schedules):

- ① Executive environments: principles and introduction, getting started with FreeRTOS
- ② FreeRTOS, RTEMS, Nuttx ... multitasking and associated methods to make sure shared data and resources are kept in known states (mutex & semaphore)
- ③ Using the scheduler, mutex and semaphores to solve the “philosopher problem”
- ④ Embedded systems with GNU/Linux – POSIX compatible operating system
  - Architecture of an operating system, kernel v.s userspace
  - Internet connectivity and networking
- ⑤ Accessing hardware resources from userspace – memory translation from physical to virtual address space (Memory Management Unit) – /dev/mem
- ⑥ Accessing hardware resources from a web server – internet connected instrument
- ⑦ From userspace to kernel space: character device (*char device*) for communicating between users and the kernel

# Accessing hardware resources from userspace

- On a microcontroller: `*(type*)address=value;`
- Problem of accessing hardware resources through `/sys`: excessively slow due to all the abstraction layers of the kernel ( $140\ \mu s$  to access `/sys/class/gpio !`)
- Direct memory access in C: faster ...
- but requires translating the hardware (real) address to a virtual address + loses consistency management by the kernel
- *Memory Management Unit*: memory access supervisor, virtualization of memory addresses (all processes use the same virtual address space)
- memory accessible from userspace (root) through `/dev/mem`
- Fastest: kernel module, but same challenge of memory translation for MMU handling.

Here userspace access will be used for fast prototyping (shell, C)

Consistent environment providing

- a cross-compilation toolchain
- a Linux kernel
- userspace applications
- a bootloader (CPU initialization + loading the kernel)

for Redpitaya (Zynq) or Raspberry Pi: 6–8 GB disk space resulting in a 200+ MB image in `output/images/sdcard.img`


---

`/dev` holds all the communication interfaces between userspace and the kernel (**character devices** and **block devices**...)

... matching the Unix philosophy of “Everything is a file”<sup>1</sup>

---

<sup>1</sup>E.S. Raymond, *The Art of Unix Programming* (2003) and most significantly section 3 “The Elements of Operating-System Style”



# Accessing hardware from userspace: /dev

Example of serial ports:

```
jmfriedt@dhcp-221:~$ ls -l /dev/ttys*
crw-rw---- 1 root dialout 4, 64 Oct  8 18:43 /dev/ttys0
crw-rw---- 1 root dialout 4, 65 Oct  8 18:43 /dev/ttys1
crw-rw---- 1 root dialout 4, 66 Oct  8 18:43 /dev/ttys2
crw-rw---- 1 root dialout 4, 67 Oct  8 18:43 /dev/ttys3
```

Accessing serial ports (*terminal handling*):

```
int fd;
struct termios oldtio,newtio;
fd=open("/dev/ttys0", O_RDWR | O_NOCTTY );
tcgetattr(fd,&oldtio); /* save current serial port settings */
newtio.c_cflag = BAUDRATE | CS8 | CLOCAL | CREAD; /* _no_ CRTSCTS */
tcsetattr(fd,TCSANOW,&newtio);
```

then

```
unsigned char cmd;
read(fd,&cmd,1);
printf("%x ",(cmd&0xff));fflush(stdout);
```

Command line tool for transferring data through the serial port:

```
stty -F /dev/ttys0 9600 && cat < /dev/ttys0 ou minicom
```

# Accessing hardware from userspace

## Through /dev


- system calls: opening, closing, writing, reading to a file but control (`ioctl`)
- sends the request to kernel module implementing each method
- each peripheral (file in userspace) is represented by a class (*major number*) and index (*minor number*) at the kernel level

```
brw-rw---- 1 root      disk      8,   0 Feb 28 06:21 sda
brw-rw---- 1 root      disk      8,   1 Feb 28 06:21 sda1
brw-rw---- 1 root      disk      8,   2 Feb 28 06:21 sda2
brw-rw---- 1 root      disk      8,   3 Feb 28 06:21 sda3
[...]
crw-rw---- 1 root      dialout   4,  64 Feb 28 07:21 ttyS0
crw-rw---- 1 root      dialout   4,  65 Feb 28 07:21 ttyS1
crw-rw---- 1 root      dialout   4,  66 Feb 28 07:21 ttyS2
crw-rw---- 1 root      dialout   4,  67 Feb 28 07:21 ttyS3
```

Lacking dynamic peripheral creation (`udev`) in `/dev`? manually create entry with `mknod`

# Accessing hardware from userspace

2 3



- block (b) device ("files") behaves *from a user perspective* as char (c) device (*pipe*)<sup>a</sup>
- data transfers with hardware are handled with data blocks (buffer, cache) rather than at the byte level
- replace `file_operation` with `block_operation`
- transfers are handled through disk "geometry" defined in a `gendisk` structure.

<http://www.makelinux.net/1dd3/chp-16-sect-1>

<sup>a</sup>P. Ficheux, *Programmation noyau sous Linux : les pilotes en mode bloc*, GNU/Linux Magazine France, 109, pp.4-10 (Octobre 2008)

<sup>b</sup>S. Guinot, J.-M Friedt, *Stockage de masse non-volatile : un block device pour MultiMediaCard*, GNU/Linux Magazine France, Hors Série 25 (Avril 2006)

# Practical demonstration

Raspberry Pi4: two LEDs (green and red), accessed by

- ① /sys/class/leds
- ② /sys/class/gpio
- ③ devmem
- ④ dedicated C program

Where are the LEDs? Check the Linux *devicetree* describing hardware in  
.../linux-custom/arch/arm/boot/dts/bcm2711-rpi-4-b.dts

```
&leds {  
    act_led: act {  
        label = "led0";  
        linux,default-trigger = "mmc0";  
        gpios = <&gpio 42 GPIO_ACTIVE_HIGH>;  
    };  
    pwr_led: pwr {  
        label = "led1";  
        linux,default-trigger = "default-on";  
        gpios = <&expgpio 2 GPIO_ACTIVE_LOW>;  
    };  
};
```

# Accessing hardware from userspace

**Caveat:** the Raspberry Pi4 is used for demonstrations and lab sessions due to lockdown restrictions. It is arguably the **worst teaching platform** I have met !

## Through /sys/class

- sharing commands as ASCII sentences
- configuring through the appropriate file entry (no ioctl)
- most appropriate for interacting with the user through shell or high abstraction languages (e.g Python)

```
$ cat /sys/class/rtc/rtc0/time
07:37:02
# cat /sys/class/backlight/intel_backlight/max_brightness
4500
# echo "1000" > /sys/class/backlight/intel_backlight/brightness
```

C access to /sys/class: make sure to fseek at offset 0 with SEEK\_SET for multiple accesses without having to fopen and fclose

## Accessing hardware:

### /sys/class/leds


`cat /sys/class/leds/led0/trigger`: default behaviour is to toggle the green LED when accessing the mmc0 mass storage medium

```
echo "none" > /sys/class/leds/led0/trigger
```

```
echo "1" > /sys/class/leds/led0/brightness
```

for manually controlling the LED

Same for LED1 and the red (power) LED (default: “default-on” mode).





# Accessing hardware: /sys/class/gpio

Through /sys/class/gpio

Redpitaya:


- check that the GPIO driver is loaded: `gpio_zynq`
- Zynq GPIO is defined with its index 906+MIO
- Request GPIO handling authorization: `export` (will create `gpiox` subdirectory)
- Set the GPIO as input or output (direction: “in” or “out”)
- Set the GPIO state (brightness: 0 or 1)
- Accessing from a web server: *check access authorizations*



## Through /sys/class/gpio


Redpitaya:

- check that the GPIO driver is loaded: `gpio_zynq`
- Zynq GPIO is defined with its index  $906 + \text{MIO}$
- Request GPIO handling authorization: `export` (will create `gpiox` subdirectory)
- Set the GPIO as input or output (direction: "in" or "out")
- Set the GPIO state (brightness: 0 or 1)
- Accessing from a web server: *check access authorizations*



The default pin assignment for GPIO is described in the next table.

FPGA connector	GPIO	MIO/EMIO index	sysfs index	color, dedicated meaning
	<code>exp_p_io [7:0]</code>	EMIO[15:8]	$906 + 54 + [15:8] = [975:968]$	
	<code>exp_n_io [7:0]</code>	EMIO[23:16]	$906 + 54 + [23:16] = [983:976]$	
	LED [7:0]	EMIO[ 7:0]	$906 + 54 + [ 7:0] = [967:960]$	yellow
	LED [8]"	MIO[ 0]	$906 + [ 0] = 906$	yellow = CPU heartbeat (user defined)
	LED [9]"	MIO[ 7]	$906 + [ 7] = 913$	red = SD card access (user defined)

Accessing hardware:  
/sys/class/gpio


# Virtual memory/hardware memory address

## Hardware address space

- hardware address: value on the address bus to identify a peripheral
- each peripheral decodes the address bus to check if the message is targeted to this interface
- only one peripheral associated with each hardware address (otherwise, conflict)

## Virtual memory

- each process has the same address space
- memory organization independent of hardware requirements
- MMU (Memory Management Unit): translation between virtual and hardware memory



```
cd /sys/class/gpio/
echo 2 > export
cd gpio2/
echo out > direction
devmem Oxfe200000 32 0x044
echo in > direction
devmem Oxfe200000 32 0x004
```

to check that accessing the direction method indeed changes the associated register

## 5.2. Register View

The GPIO has the following registers. All accesses are assumed to be 32-bit. The GPIO register base address is `0x7E21_5000`.

Address Offset	Register Name	Description	Size
0x00	GPFSEL0	GPIO Function Select 0	32
0x04	GPFSEL1	GPIO Function Select 1	32
0x08	GPFSEL2	GPIO Function Select 2	32
0x0C	GPFSEL3	GPIO Function Select 3	32
0x10	GPFSEL4	GPIO Function Select 4	32
0x14	GPFSEL5	GPIO Function Select 5	32
0x18	-	Reserved	-
0x1C	GPSET0	GPIO Pin Output Set 0	32
0x20	GPSET1	GPIO Pin Output Set 1	32
0x24	-	Reserved	-
0x28	GPCLR0	GPIO Pin Output Clear 0	32
0x2C	GPCLR1	GPIO Pin Output Clear 1	32
0x30	-	Reserved	-
0x34	GPLEV0	GPIO Pin Level 0	32
0x38	GPLEV1	GPIO Pin Level 1	32

# devmem: access hw memory @

GPIO 2 is next to power supply, expansion port

```
devmem Oxfe200000 32 0x44 $ output
devmem Oxfe200028 32 0x04 # set
devmem Oxfe20001c 32 0x04 # clear
and for the green LED (GPIO 42)
echo none > /sys/class/leds/led0/trigger
devmem 0xfe200010 32 # SEL4, 42=6..8
# 0x00000064
devmem Oxfe200020 32 0x400 # SET1=20
devmem Oxfe20002c 32 0x400 # CLR1=2C
```

17:15	FSEL5	FSEL5 - Function Select 5	RW	0
14:12	FSEL4	FSEL4 - Function Select 4	RW	0
11:9	FSEL3	FSEL3 - Function Select 3	RW	0
8:6	FSEL2	FSEL2 - Function Select 2	RW	0
5:3	FSEL1	FSEL1 - Function Select 1	RW	0
2:0	FSEL0	FSEL0 - Function Select 0	RW	0

Table 62. GPIO Alternate function select register 0

## GPFSEL1 Register

Bit(s)	Field Name	Description	Type	Reset
31:30		Reserved - Write as 0, read as don't care		
29:27	FSEL19	FSEL19 - Function Select 19 000 = GPIO Pin 19 is an input 001 = GPIO Pin 19 is an output 100 = GPIO Pin 19 takes alternate function 0 101 = GPIO Pin 19 takes alternate function 1 110 = GPIO Pin 19 takes alternate function 2 111 = GPIO Pin 19 takes alternate function 3 011 = GPIO Pin 19 takes alternate function 4 010 = GPIO Pin 19 takes alternate function 5	RW	0
26:24	FSEL18	FSEL18 - Function Select 18	RW	0
23:21	FSEL17	FSEL17 - Function Select 17	RW	0

```
cd /sys/class/gpio/
echo 2 > export
cd gpio2/
echo out > direction
devmem Oxfe200000 32 0x044
echo in > direction
devmem Oxfe200000 32 0x004
```

to check that accessing the direction method indeed changes the associated register

8:6	FSEL32	FSEL32 - Function Select 32	RW	0
5:3	FSEL31	FSEL31 - Function Select 31	RW	0
2:0	FSEL30	FSEL30 - Function Select 30	RW	0

Table 65. GPIO Alternate function select register 3

**GPFSEL4 Register**

Bit(s)	Field Name	Description	Type	Reset
31:30		Reserved - Write as 0, read as don't care		
29:27	FSEL49	FSEL49 - Function Select 49 000 = GPIO Pin 49 is an input 001 = GPIO Pin 49 is an output 100 = GPIO Pin 49 takes alternate function 0 101 = GPIO Pin 49 takes alternate function 1 110 = GPIO Pin 49 takes alternate function 2 111 = GPIO Pin 49 takes alternate function 3 011 = GPIO Pin 49 takes alternate function 4 010 = GPIO Pin 49 takes alternate function 5	RW	0
26:24	FSEL48	FSEL48 - Function Select 48	RW	0
23:21	FSEL47	FSEL47 - Function Select 47	RW	0
20:18	FSEL46	FSEL46 - Function Select 46	RW	0
17:15	FSEL45	FSEL45 - Function Select 45	RW	0

**devmem: access hw memory @**

GPIO 2 is next to power supply, expansion port

```
devmem Oxfe200000 32 0x44 $ output
devmem Oxfe200028 32 0x04 # set
devmem Oxfe20001c 32 0x04 # clear
and for the green LED (GPIO 42)
echo none > /sys/class/leds/led0/trigger
devmem Oxfe200010 32 # SEL4, 42=6..8
# 0x00000064
devmem Oxfe200020 32 0x400 # SET1=20
devmem Oxfe20002c 32 0x400 # CLR1=2C
```

31:0	SETn (n=0..31)	0 = No effect 1 = Set GPIO pin n	WO	0
------	----------------	-------------------------------------	----	---

Table 68. GPIO Output Set Register 0

**GPSET1 Register**

Bit(s)	Field Name	Description	Type	Reset
31:26		Reserved - Write as 0, read as don't care		
25:0	SETn (n=32..57)	0 = No effect 1 = Set GPIO pin n	WO	0

Table 69. GPIO Output Set Register 1

**GPCLR0 Register****Synopsis**

The output clear registers are used to clear a GPIO pin. The CLRn field defines the respective GPIO pin to clear, writing a "0" to the field has no effect. If the GPIO pin is being used as an input (by default) then the value in the CLRn field is ignored. However, if the pin is subsequently defined as an output then the bit will be set according to the last set/clear operation. Separating the set and clear functions removes the need for read-modify-write operations.

Bit(s)	Field Name	Description	Type	Reset
31:0	CLRn (n=0..31)	0 = No effect 1 = Clear GPIO pin n	WO	0

## Hardware interaction through /dev/mem, the MMU interface

- benefit: no interaction with the kernel (fast)
- drawback: no interaction with the kernel (no consistent management of resource access)

```
#include <fcntl.h>
#include <sys/mman.h>
#define MAP_SIZE 4096UL
#define MAP_MASK (MAP_SIZE - 1)

int main(int argc, char **argv) {
    int fd; void *map_base, *virt_addr; unsigned long read_result, writeval;
    off_t target;
    int access_type = 'w'; // Args : { address } [ type [ data ] ]
    target = strtoul(argv[1], 0, 0);
    if(argc > 2) access_type = tolower(argv[2][0]);
    fd = open("/dev/mem", O_RDWR | O_SYNC);
    map_base = mmap(0, MAP_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = map_base + (target & MAP_MASK);
    switch(access_type) { case 'b': read_result = *((unsigned char *) virt_addr); break;
                           case 'h': read_result = *((unsigned short *) virt_addr); break;
                           case 'w': read_result = *((unsigned long *) virt_addr); break;
    }
    printf("Value at address 0x%X (%p): 0x%X\n", target, virt_addr, read_result);
    if(argc > 3) {
        writeval = strtoul(argv[3], 0, 0);
        switch(access_type) { case 'b': *((unsigned char *) virt_addr) = writeval; break;
                             case 'h': *((unsigned short *) virt_addr) = writeval; break;
                             case 'w': *((unsigned long *) virt_addr) = writeval; break;
        }
    }
    munmap(map_base, MAP_SIZE); close(fd); return 0;
}
```

Example: busybox-1.27.1/miscutils/devmem.c

# Register access in C

Case of RPi: from

<https://www.raspberrypi.org/forums/viewtopic.php?t=244031>

```
#include <stdio.h>
#include <stdlib.h>
#include <fcntl.h>
#include <sys/mman.h>
#include <unistd.h>

#define BCM2711_PERI_BASE      0xFE000000
#define GPIO_BASE              (BCM2711_PERI_BASE + 0x200000) /* GPIO controller */
#define PAGE_SIZE   (4*1024)
#define BLOCK_SIZE  (4*1024)
#define INP_GPIO(g)  *(gpio+((g)/10)) &= ~(7<<(((g)%10)*3))
#define OUT_GPIO(g) *(gpio+((g)/10)) |=  (1<<(((g)%10)*3))

#define GPIO_SET *(gpio+7) // sets bits which are 1 ignores bits which are 0
#define GPIO_CLR *(gpio+10) // clears bits which are 1 ignores bits which are 0

int main(int argc, char **argv)
{unsigned int *gpio;
 int g,rep;
 int mem_fd = open("/dev/mem", O_RDWR|O_SYNC);
 gpio = mmap(
    NULL,                      //Any address in our space will do
    PAGE_SIZE,                 //Map length
    PROT_READ|PROT_WRITE, // Enable reading & writing to mapped memory
    MAP_SHARED,                //Shared with other processes
    mem_fd,                   //File to map
    GPIO_BASE);               //Offset to GPIO peripheral
 }
INP_GPIO(2); // must use INP_GPIO before we can use OUT_GPIO
OUT_GPIO(2);
GPIO_SET = 1<<2;
return 0;
}
```

# Register description

Zynq 70xx datasheet<sup>4</sup> chapitre 14 (GPIO)

- 4 GPIO banks (32 bits)
- GPIO control register offset with respect to base address 0xE000A000
- GPIO activation procedure detailed in section 14.3 of *Programming Guide*
- each register is described in appendix B

## B.19 General Purpose I/O (gpio)

Module Name	General Purpose I/O (gpio)
Software Name	XGPIOPS
Base Address	0xE000A000 gpio
Description	General Purpose Input / Output

- as found on microcontrollers: enable, output, data

<sup>4</sup>[www.xilinx.com/support/documentation/user\\_guides/ug585-Zynq-7000-TRM.pdf](http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)

# Register description

Beware: the **clock** of the GPIO bank must be activated

- global configurations start at 0xF8000000 (*System Level Control Registers*)

## 14.3.1 Start-up Sequence

### Main Example: Start-up Sequence

- Resets:** The reset options are described in section [14.4.2 Resets](#).
- Clocks:** The clocks are described in section [14.4.1 Clocks](#).
- GPIO Pin Configurations:** Configure pin as input/output is described in section [14.3.2 GPIO Pin Configurations](#).
- Write Data to GPIO Output pin:** Refer to example in section [14.3.3 Writing Data to GPIO Output Pins](#).
- Read Data from GPIO Input pin:** Refer to example in section [14.3.4 Reading Data from GPIO Input Pins](#).
- Set GPIO pin as wake-up event:** Refer to example in section [GPIO as Wake-up Event](#).

## 14.3.2 GPIO Pin Configurations

Each individual GPIO pin can be configured as input/output. However, bank0 [8:7] pins must be configured as outputs. Refer to section [14.2.3 Bank0, Bits\[8:7\] are Outputs](#) for further details.

### Example: Configure MIO pin 10 as an output

- Set the direction as output:** Write 0x0000\_0400 to the gpio.DIRM\_0 register.

### Register ([slcr](#)) APER\_CLK\_CTRL

Name	APER_CLK_CTRL
Relative Address	0x00000012C
Absolute Address	0xF8000012C
Width	32 bits
Access Type	rw
Reset Value	0x01FFCCCD
Description	AMBA Peripheral Clock Control

### Register APER\_CLK\_CTRL Details

Please note that these clocks must be enabled if you want to read from the peripheral register space.

Field Name	Bits	Type	Reset Value	Description
reserved	31:25	rw	0x0	Reserved. Writes are ignored, read data is zero.
SMC_CPU_1XCLKACT	24	rw	0x1	SMC AMBA Clock control 0: disable, 1: enable
LQSPI_CPU_1XCLKACT	23	rw	0x1	Quad SPI AMBA Clock control 0: disable, 1: enable
GPIO_CPU_1XCLKACT	22	rw	0x1	GPIO AMBA Clock control 0: disable, 1: enable

- in case of failure, check the register configuration lock

# Register description

Beware: the **clock** of the GPIO bank must be activated

- global configurations start at 0xF8000000 (*System Level Control Registers*)

Register SLCR\_LOCK Details

Field Name	Bits	Type	Reset Value	Description
reserved	31:16	wo	0x0	Reserved. Writes are ignored, read data is zero.
LOCK_KEY	15:0	wo	0x0	Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xFB00_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.

Register (slcr) SLCR\_UNLOCK

Name	SLCR_UNLOCK
Relative Address	0x00000008
Absolute Address	0xF8000008
Width	32 bits
Access Type	wo
Reset Value	0x00000000
Description	SLCR Write Protection Unlock

Register SLCR\_UNLOCK Details

Field Name	Bits	Type	Reset Value	Description
reserved	31:16	wo	0x0	Reserved. Writes are ignored, read data is zero.
UNLOCK_KEY	15:0	wo	0x0	Write the unlock key, 0xDFD, to enable writes to the slcr registers. All slcr registers, 0xFB00_0000 to 0xFB00_0B74, are writable until locked using the SLCR_LOCK register. A read of this register returns zero.

Register (slcr) APER\_CLK\_CTRL

Name	APER_CLK_CTRL
Relative Address	0x00000012C
Absolute Address	0xF800012C
Width	32 bits
Access Type	rw
Reset Value	0x01FFCCCD
Description	AMBA Peripheral Clock Control

Register APER\_CLK\_CTRL Details

Please note that these clocks must be enabled if you want to read from the peripheral register space.

Field Name	Bits	Type	Reset Value	Description
reserved	31:25	rw	0x0	Reserved. Writes are ignored, read data is zero.
SMC_CPU_1XCLKACT	24	rw	0x1	SMC AMBA Clock control 0: disable, 1: enable
LQSPI_CPU_1XCLKACT	23	rw	0x1	Quad SPI AMBA Clock control 0: disable, 1: enable
GPIO_CPU_1XCLKACT	22	rw	0x1	GPIO AMBA Clock control 0: disable, 1: enable

- in case of failure, check the register configuration lock

## Select an OS wisely

- an OS must boot: takes time and hence energy
- an OS requires learning new APIs
- an OS requires memory and computational power
- challenge of long term maintenance when relying on someone else's code

⇒ consider the benefits (libraries, external contribution, stable tools, networking) over these drawbacks before selecting an OS.

# Practical application

Discover the Zynq 7010 of the Redpitaya<sup>5</sup> Raspberry Pi4 and its lack of documentation

Accessing hardware from userspace ... <sup>6</sup>

- ... from the shell through /sys/class/gpio<sup>7</sup> : Device Drivers → GPIO Support
- ... from the sell through devmem to hand processor registers
- compile a C program using the *buildroot* toolchain: PATH must include \$BR/output/host/usr/bin
- demonstrate accessing registers from a userspace C program accessing /dev/mem (mask with address with pagesize of MMU)

→ become familiar with hardware handling with the GNU/Linux overhead in order to prepare for kernel device driver

---

<sup>5</sup>[redpitaya.readthedocs.io/en/latest/developerGuide/125-14/shem.html](https://redpitaya.readthedocs.io/en/latest/developerGuide/125-14/shem.html)

<sup>6</sup><http://jmfriedt.free.fr/redpitaya.pdf>

<sup>7</sup><https://www.kernel.org/doc/Documentation/gpio/sysfs.txt>