

Embedded systems 5/7

G. Goavec-Mérou, J.-M Friedt

FEMTO-ST/time & frequency department

jmfriedt@femto-st.fr

slides at jmfriedt.free.fr

October 20, 2024

Device

A device only defines the resources needed by a peripheral but will not create the communication entries (taken care of by the *driver*)

```
static struct resource jmf_resources1[] = {
    {.start = 0x41200000,
     .end   = 0x412000ff,
     .flags = IORESOURCE_MEM, // could be IORESOURCE_IO: see include/linux/ioport.h
     .name  = "io-led1"      // x86=PortIO ; ARM=MMIO (Memory Mapped IO)
    },
    {.start = 0x41210000,
     .end   = 0x412100ff,
     .flags = IORESOURCE_MEM,
     .name  = "io-led2"
    },
};

static struct platform_device *pdev1,*pdev2;

static int __init gpio_simple_init(void)
{pdev1=platform_device_register_simple("jmf",0,jmf_resources1,ARRAY_SIZE(jmf_resources1));
 pdev2=platform_device_register_simple("jmf",1,jmf_resources1,ARRAY_SIZE(jmf_resources1));
 return 0;
}

static void __exit gpio_simple_exit(void)
{platform_device_unregister(pdev1);
 platform_device_unregister(pdev2);
}
module_init(gpio_simple_init)
module_exit(gpio_simple_exit)
MODULE_LICENSE("GPL");
```

⇒ otherwise handled by the devicetree

Device

```
[...]
static struct platform_device *pdev1,*pdev2;

static int __init gpio_simple_init(void)
{pdev1=platform_device_register_simple("jmf",0,jmf_resources1,ARRAY_SIZE(jmf_resources1));
 pdev2=platform_device_register_simple("jmf",1,jmf_resources1,ARRAY_SIZE(jmf_resources1));
 return 0;
}

static void __exit gpio_simple_exit(void)
{platform_device_unregister(pdev1);
 platform_device_unregister(pdev2);
}
module_init(gpio_simple_init)
module_exit(gpio_simple_exit)
MODULE_LICENSE("GPL");
```

```
redpitaya> insmod dr_comm.ko
```

```
redpitaya> insmod pl_resource2.ko
```

```
jmf hello 0
```

```
jmf hello 1
```

```
redpitaya> ls /sys/bus/platform/devices/jmf.*
```

```
/sys/bus/platform/devices/jmf.0:
```

driver	modalias	subsystem	valuer
driver_override	power	uevent	valuew

```
/sys/bus/platform/devices/jmf.1:
```

driver	modalias	subsystem	valuer
driver_override	power	uevent	valuew

Driver

```
struct jmf_struct {void* mem_base;};

static ssize_t gpio_simple_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)
{struct jmf_struct* my_struct=dev_get_drvdata(dev);
 long int res;
 if (!kstrtol(buf,10,&res)) printk("%s = %d",buf,res);
 return(count);
}

static DEVICE_ATTR(valuew, 0220, NULL, gpio_simple_store);


static int gpio_simple_remove(struct platform_device *pdev)
{device_remove_file(&pdev->dev, &dev_attr_valuew);
 printk(KERN_ALERT "jmf bye %d\n",pdev->id);return 0;
}

static int gpio_simple_probe(struct platform_device *pdev)
{struct resource *r;
 void *m;
 device_create_file(&pdev->dev, &dev_attr_valuew);
 r= platform_get_resource(pdev, IORESOURCE_MEM, pdev->id);
 printk(KERN_ALERT "jmf hello %d:%x--%x\n",pdev->id,(int)r->start,(int)r->end);
 m=ioremap(r->start, resource_size(r)); // end-start information recovery
 writel(0x0,m+0x04); // all as output (0 = output !)
 writel(0x05,m); // all as output
 return 0;
}

static struct platform_driver gpio_simple_driver = {
    .probe      = gpio_simple_probe,
    .remove     = gpio_simple_remove,
    .driver     = {.name    = "jmf",},
};
module_platform_driver(gpio_simple_driver);
MODULE_LICENSE("GPL");
```

FPGA

Xilinx Vivado to configure the FPGA (WebPack: 37 GB, including SDK)



PS (Zynq xc7z010clg400-1)+bus AXI+GPIO for accessing EMIO (10 min synthesis first time, 5 min afterwards)

Vivado provides mandatory address ranges for each peripheral on the AXI bus

BLOCK DESIGN - system

Sources Design Signals ? - □


Diagram Address Editor

Name	Interface	Slave Segment	Master Base Address	Range	Master High Address
/processing_system7_0/Data	S_AXI	Reg	0x4120_0000	64K	0x4120_FFFF
/axi_gpio_0	S_AXI	Reg	0x4120_0000	64K	0x4120_FFFF
/processing_system7_0	HPI_DDR_LOWOCM				
Unconnected Slaves					

FPGA: EMIO

EMIO: GPIO connected to the PL (\neq MIO connected to the PS)

Functions of the registers provided by the GPIO block:¹:



Register Space

Note: The AXI4-Lite write access register is updated by the 32-bit AXI Write Data (*_wdata) signal, and is not impacted by the AXI Write Data Strobe (*_wstrb) signal. For a Write, both the AXI Write Address Valid (*_awvalid) and AXI Write Data Valid (*_wvalid) signals should be asserted together. Also see Answer Record [4127](#).

Table 2-4 shows the AXI GPIO registers and their addresses.

Table 2-4: Registers

Address Space Offset ⁽³⁾	Register Name	Access Type	Default Value	Description
0x0000	GPIO_DATA	R/W	0x0	Channel 1 AXI GPIO Data Register.
0x0004	GPIO_TRI	R/W	0x0	Channel 1 AXI GPIO 3-state Control Register.
0x0008	GPIO2_DATA	R/W	0x0	Channel 2 AXI GPIO Data Register.
0x000C	GPIO2_TRI	R/W	0x0	Channel 2 AXI GPIO 3-state Control.
0x011C	GIER ⁽¹⁾	R/W	0x0	Global Interrupt Enable Register.
0x0128	IP IER ⁽¹⁾	R/W	0x0	IP Interrupt Enable Register (IP IER).
0x0120	IP ISR ⁽¹⁾	R/TOW ⁽²⁾	0x0	IP Interrupt Status Register.

See <https://digilent.com/reference/programmable-logic/guides/vivado-add-gpio>

¹<https://docs.amd.com/v/u/en-US/pg144-axi-gpio>

FPGA: EMIO pin assignment

UIB	XCT7Z010-1CLG400C		
	BANK 35		
+3V3D A	IO_0_35	G14 LED5	
C19	IO_L1P_T0_ADOP_35	J20 AIFN1 5	
F18	IO_L1N_T0_ADON_35	B20 AIFP0 5	
H14	IO_L2P_T0_ADPB_35	B19 AIFN0 5	
J17	IO_L2N_T0_AD8N_35	A20 AIFP2 5	
K20	IO_L3P_T0_DQS_AD1P_35	E17 AIFN2 5	
M16	IO_L3N_T0_DQS_AD1N_35	D18 DDA9 4	
	VCCO_35	IO_L4P_T0_35	D19 DDA8 4
	VCCO_35	IO_L4N_T0_35	E18 AIFP3 5
	VCCO_35	IO_L5P_T0_AD9P_35	E19 AIFN3 5
	VCCO_35	IO_L5N_T0_AD9N_35	F16 AIFP4 5
	VCCO_35	IO_L6P_T0_35	F17 LED0 6
	VCCO_35	IO_L6N_T0_VREF_35	F19 LED1 6
		IO_L7P_T1_AD2P_35	M19
		IO_L7N_T1_AD2N_35	M20
		IO_L8P_T1_AD10P_35	M17
		IO_L8N_T1_AD10N_35	MI18 DAC_IQWR4
		IO_L9P_T1_DQS_AD3P_35	L19
		IO_L9N_T1_DQS_AD3N_35	L20
		IO_L10P_T1_AD11P_35	K19
		IO_L10N_T1_AD11N_35	J19 DDA0 4
		IO_L11P_T1_SRCC_35	L16 DIO5_P 5
		IO_L11N_T1_SRCC_35	L17 DIO5_N 5
		IO_L12P_T1_MRCC_35	K17 DIO3_P 5
		IO_L12N_T1_MRCC_35	K18 DIO3_N 5
		IO_L13P_T2_MRCC_35	H16 DIO1_P 5
		IO_L13N_T2_MRCC_35	H17 DIO1_N 5
		IO_L14P_T2_AD4P_SRCC_35	J18 DIO2_P 5
		IO_L14N_T2_AD4N_SRCC_35	J18 DIO2_N 5
		IO_L15P_T2_DQS_AD12P_35	F19 DDA6 4
		IO_L15N_T2_DQS_AD12N_35	F20 DDA7 4
		IO_L16P_T2_35	G17 DIO0_P 5
		IO_L16N_T2_35	G18 DIO0_N 5
		IO_L17P_T2_AD5P_35	J20 DDA2 4
		IO_L17N_T2_ADSN_35	H20 DDA3 4
		IO_L18P_T2_AD13P_35	J20 DDA4 4
		IO_L18N_T2_AD13N_35	H20 DDA4 4
		IO_L19P_T3_35	H15 LED3 6
		IO_L19N_T3_VREF_35	G15 LED2 6
		IO_L20P_T3_ADC_35	J14 LED4 6
		IO_L20N_T3_AD6N_35	J14 LED7 6
		IO_L21P_T3_DQS_AD14P_35	N15 DAC_IQRESET4
		IO_L21N_T3_DQS_AD14N_35	N16 DAC_IQSEL4
		IO_L22P_T3_ADP7_35	L14 DIO4_P 5
		IO_L22N_T3_AD7N_35	L15 DIO4_N 5
		IO_L23P_T3_35	M14 DIO7_P 5
		IO_L23N_T3_35	M15 DIO7_N 5
		IO_L24P_T3_AD15P_35	K16 DIO6_P 5
		IO_L24N_T3_AD15N_35	J16 DIO6_N 5
		IO_25_35	J15 LED6 6

File: ports.xdc

```
[...]
### LED

set_property IOSTANDARD LVCMOS33 [get_ports {led_o_tri_io[*]}]
set_property SLEW SLOW [get_ports {led_o_tri_io[*]}]
set_property DRIVE 8 [get_ports {led_o_tri_io[*]}]

set_property PACKAGE_PIN F16 [get_ports {led_o_tri_io[0]}]
set_property PACKAGE_PIN F17 [get_ports {led_o_tri_io[1]}]
set_property PACKAGE_PIN G15 [get_ports {led_o_tri_io[2]}]
set_property PACKAGE_PIN H15 [get_ports {led_o_tri_io[3]}]
set_property PACKAGE_PIN K14 [get_ports {led_o_tri_io[4]}]
set_property PACKAGE_PIN G14 [get_ports {led_o_tri_io[5]}]
set_property PACKAGE_PIN J15 [get_ports {led_o_tri_io[6]}]
set_property PACKAGE_PIN J14 [get_ports {led_o_tri_io[7]}]
```

Configuring the FPGA from GNU/Linux: fpga_manager


Unified, vendor independent access to the PL part of the SoC:

- ▶ convert the .bit synthesized by Vivado to a bit.bin: provide a configuration file .bif
all: {bitstream_name.bit}
- ▶ bit → bit.bin: \$VIVADO_SDK/bin/bootgen -image file.bif -arch zynq -process_bitstream bin
- ▶ configure the FPGA using fpga_manager (mkdir /lib/firmware if needed)

```
cp system_wrapper.bit.bin /lib/firmware/system_wrapper.bit.bin
echo "system_wrapper.bit.bin" > /sys/class/fpga_manager/fpga0/firmware
```
- ▶ Use the functionalities provided by the new FPGA bitstream

```
devmem 0x41200004 8 0x0
devmem 0x41200000 8 0xf
```

- ▶ WARNING: accessing the FPGA not configured by a bitstream will yield a crash of Linux (AXI transaction not acknowledged)



GPIO driver

Driver for controlling the 8 LEDs from the probe method (see slide 2 for device definition)

```
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/io.h>           // ioremap

static struct platform_driver gpio_simple_driver = {
    .probe          = gpio_simple_probe,
    .remove         = gpio_simple_remove,
    .driver = {.name = "jmf",},
};

static int gpio_simple_remove(struct platform_device *pdev)
{printk(KERN_ALERT "jmf bye %d\n", pdev->id);return 0;}

static int gpio_simple_probe(struct platform_device *pdev)
{struct resource *r;
 static void __iomem *jmf_gpio;    //int jmf_gpio;
 r= platform_get_resource(pdev, IORESOURCE_MEM, pdev->id); // MEM et non IO
 printk(KERN_ALERT "jmf hello %d:%x--%x\n", pdev->id,(int)r->start,(int)r->end);
 jmf_gpio=(void *)ioremap(r->start, 0x04);

 writel(0x0,jmf_gpio+0x04); // all as output
 writel(0x05,jmf_gpio); // all as output
 return 0;
}
module_platform_driver(gpio_simple_driver);
MODULE_LICENSE("GPL");
```

Controlling the LEDs from a writable file

Private structure² duplicating the resources used by the driver³

```
struct jmf_struct {void* mem_base;};

static ssize_t gpio_simple_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)
{struct jmf_struct* my_struct=dev_get_drvdata(dev); // LOCAL copy
 long int res;
 if (!kstrtol(buf,10,&res)) writel(res,my_struct->mem_base); // all as output
 printk("%s = %ld",buf,res);
 return(count);
}

static DEVICE_ATTR(valuew, 0220, NULL, gpio_simple_store);

static int gpio_simple_remove(struct platform_device *pdev)
{struct jmf_struct* my_struct=platform_get_drvdata(pdev);
 kfree(my_struct);
 device_remove_file(&pdev->dev, &dev_attr_valuew);
 printk(KERN_ALERT "jmf bye %d\n",pdev->id);return 0;
}

static int gpio_simple_probe(struct platform_device *pdev)
{struct resource *r;
 struct jmf_struct *my_struct;
 my_struct=(struct jmf_struct *)kzalloc(sizeof(struct jmf_struct),GFP_KERNEL); // z=zero
 device_create_file(&pdev->dev, &dev_attr_valuew);
 r= platform_get_resource(pdev, IORESOURCE_MEM, pdev->id);
 my_struct->mem_base=ioremap(r->start, resource_size(r)); // on recuperer end-start
 platform_set_drvdata(pdev,my_struct);
 return 0;
}
```


²see for example data_dma_direct_core in https://github.com/oscimp/linux_driver/

³DO NOT create a global variable which would be overwritten by the latest copy of the driver being loaded.

Demonstration using multiple copies of the driver

Application justifying the two resource configurations:


- ▶ split the single 8-bit GPIO latch in two 4-bit subsets
- ▶ *autoroute*
- ▶ constraint file after re-naming `gpio_rtl` to `ledo_2`



EMIO pins connected
to LEDs

Type and wiring of the pins

Separating the GPIO bus into two 4 bit latches



Address space provided by Vivado



Exercise: update the driver to fetch the two possible configurations, depending whether `gpio0` or `gpio1` is being controlled

Demonstrate passing parameters (pattern on the LEDs) through /sys

Official Xilinx GPIO driver

- Xilinx is providing a GPIO driver with resource definition as devicetree nodes:
\$LINUX/Documentation/devicetree/bindings/gpio/gpio-xilinx.txt (PL) and
\$LINUX/Documentation/devicetree/bindings/gpio/gpio-zynq.yaml (PS)
- source code in \$LINUX/drivers/gpio/gpio-xilinx.c (PL⁴) and \$LINUX/drivers/gpio/gpio-zynq.c (PS⁵)

Device tree overlay representing the new GPIO:

```
/dts-v1/; // $BR/dtc -O -O dtb gpio_overlay.dts -o t.dtbo
/plugin/;
{
    fragment@0 {
        target = <&fpga_full>;
        #address-cells = <1>;
        #size-cells = <1>;
        --overlay_ {
            #address-cells = <1>;
            #size-cells = <1>;
            firmware-name = "design_1_wrapper.bit.bin";
            axi_gpio@0: gpio@42100000 {
                #gpio-cells = <2>;
                compatible = "xlnx,xps-gpio-1.00.a";
                gpio-controller ;
                reg = <0x42100000 0x10000>;
                xlnx,gpio-width = <0x8>;
            };
        };
    };
};

will create
/sys/class/devices/soc0/fpga-full/42100000 gpio,
/sys/class/firmware/devicetree/base/fpga-full/gpio@42100000,
/sys/bus/platform/devices/42100000 gpio and
/sys/bus/platform/drivers/gpio-xilinx/42100000 gpio
```

Initially a single GPIO controller (PS):

```
> ls /sys/class/gpio/
export      gpiochip906  unexport
> ls /dev/gpiochip0
/dev/gpiochip0
```

becomes two controllers:

```
> mkdir /sys/kernel/config/device-tree/overlays/myoverlay
> cat t.dtbo > /sys/kernel/config/device-tree/overlays/myoverlay/dtbo
fpga_manager fpga0: writing design_1_wrapper.bit.bin to Xilinx Zynq →
    ↗FPGA Manager
OF: overlay: WARNING: memory leak will occur if overlay removed...
OF: overlay: WARNING: memory leak will occur if overlay removed...

redpitaya> ls /sys/class/gpio/
export      gpiochip874  gpiochip906  unexport
redpitaya> ls /dev/gpiochip*
/dev/gpiochip0  /dev/gpiochip1

redpitaya> ls /sys/class/gpio/
export      gpiochip874  gpiochip906  unexport
redpitaya> cd /sys/class/gpio/
redpitaya> echo 875 > export
redpitaya> echo "out" > gpio875/direction
redpitaya> echo "1" > gpio875/value
```

⁴xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841645/Solution+Zynq+PL+Programming+With+FPGA+Manager

⁵<https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842398/Linux+GPIO+Driver>

Official Xilinx GPIO driver

- Xilinx is providing a GPIO driver with resource definition as devicetree nodes:
\$LINUX/Documentation/devicetree/bindings/gpio/gpio-xilinx.txt (PL) and
\$LINUX/Documentation/devicetree/bindings/gpio/gpio-zynq.yaml (PS)
- source code in \$LINUX/drivers/gpio/gpio-xilinx.c (PL⁶) and \$LINUX/drivers/gpio/gpio-zynq.c (PS⁷)

Device tree overlay representing the new GPIO:

```
/dts-v1/; // $BR/dtc -O -O dtb gpio_overlay.dts -o t.dtbo
/plugin/;
{
    fragment@0 {
        target = <&fpga_full>;
        #address-cells = <1>;
        #size-cells = <1>;
        --overlay_ {
            #address-cells = <1>;
            #size-cells = <1>;
            firmware-name = "design_1_wrapper.bit.bin";
            axi_gpio_0: gpio@42100000 {
                #gpio-cells = <2>;
                compatible = "xlnx,xps-gpio-1.00.a";
                gpio-controller ;
                reg = <0x42100000 0x10000>;
                xlnx,gpio-width = <0x8>;
            };
        };
    };
};

will create
/sys/class/devices/soc0/fpga-full/42100000 gpio,
/sys/class/firmware/devicetree/base/fpga-full/gpio@42100000,
/sys/bus/platform/devices/42100000 gpio and
/sys/bus/platform/drivers/gpio-xilinx/42100000 gpio
```

Only a single GPIO state can be handled by /sys/class/gpio
⇒ see /dev/gpio* and use libgpiod found in Buidroot at
Hardware handling → libgpiod and tools

```
> gpiodetect
gpiochip0 [zynq_gpio] (118 lines)
gpiochip1 [42100000 gpio] (32 lines)
> gpioset gpiochip1 1=1 2=1 3=0 4=1
if xlnx,gpio-width = <0x8>; was omitted in the .dts (default
32 lines) or when adding this entry:
> gpiodetect
gpiochip0 [zynq_gpio] (118 lines)
gpiochip1 [42100000 gpio] (8 lines)
```

⁶xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841645/Solution+Zynq+PL+Programming+With+FPGA+Manager

⁷<https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842398/Linux+GPIO+Driver>

Exercise

1. add the XADC block to the Vivado design already including the GPIO
2. synthesize and configure the FPGA using this bitstream: what pins are associated with the analog inputs? what is the voltage range?
3. find the documentation of the XADC block and identify the registers relevant for using the analog to digital converters
4. write a driver able to read an ADC value (what is the base-address of the registers?)
5. demonstrate periodic acquisition of the XADC samples by a driver

