Analog to digital converters

J.-M Friedt

FEMTO-ST/time & frequency department

jmfriedt@femto-st.fr

slides and references at jmfriedt.free.fr

March 5, 2025

Basics

ADC: discrete time (aliasing) and discrete levels (quantization) ¹



- Characteristics: sampling rate and resolution
- ▶ 8 bits=48 dB dynamic range on input power $(20 \times \log_{10}(256))$
- 10 bits=60 dB dynamic range on input power (Atmega32U4)
- 12 bits=72 dB dynamic range on input power
- 16 bits=96 dB dynamic range on input power
- ► V_{ref} noise directly impacts V measurement: $\frac{\Delta V_{ref}}{V_{ref}} = \frac{\Delta V}{V}$

¹C. Cardenas-Olaya, E. Rubiola, J.-M. Friedt, M. Ortolano, S. Micalizio, & C.E. Calosso, *Simple method for ADC characterization under the frame of digital PM and AM noise measurement*, Joint IFCS/EFTF (2015)

Technologies

- successive approximation (SAR ADCs): as many clock cycles as bits on the output (low cost, low power)
- Σ Δ: 1-bit converter (comparator) followed by low-pass filtering (audiofrequency, very high resolution thanks to oversampling)
- flash: voltage ladder with comparator, for very fast (>100 MS/s) ADC
- pipelined ADC: mix between successive approximation and flash ADC (fast but introduces some latency, higher resolution than single-flash)

+ dithering

Figure 24-1. Analog to Digital Converter Block Schematic



Atmega32U4 datasheet



Maxim APP1023 application note 3/42

Identifying the sampling rate from continuous acquisition

Signal generated at 20 kHz

Unknown sampling rate, continuous output stream



What is the sampling rate ? resolution ?

Identifying the sampling rate from continuous acquisition

Signal generated at 20 kHz

Unknown sampling rate, continuous output stream







- low-pass filter before sampling to remove unwanted alias
- low-pass filter before sampling to reject out-of-band noise
- if only baseband sampling of broadband noise: energy conservation accumulates noise in baseband by aliasing ⇒ raises noise floor

Noise aliasing

Notice the GNU Radio QT Frequency Sink block is a **Power Spectral Density** (PSD) display in dBW/Hz or dBV^2/Hz :



N1=100 => reduit la bande d'echantillonnage de 100 10*log10(100)=20 dB

Noise aliasing

Notice the GNU Radio QT Frequency Sink block is a **Power Spectral Density** (PSD) display in dBW/Hz or dBV^2/Hz :

- Same asymptotic level before or after decimation by 10 or 100
- Power spectral density rises when decimating with respect to displaying the full bandwidth (energy and the section of the s

scaling in Qt Frequency Sink wrong #4827

Open ali69550 opened this issue on Jun 30, 2021 · 11 comments

ali69550 commented on Jun 30, 2021 • edited by dkozel 👻	
Hi, In the code of "freq_sink_c_impl.cc" there is a problem: instead of averaging abs($f\ell(\xi)$)s? and then taking the logarithm, it first calculates the logarithm of abs($f\ell(\xi)$)s? and then averages! as we all know $log(a + b)$ is (log(a) + log(b). This causes a 2.5 dB lower result that can be easily shown by the following simple Matlab code:	
<pre>H = 4; % H-PSK L = 10000; % no. of averages Wff = 2000; % fff size N = wfft * U; shLy = rand((%, N, 1) - 1; % integer symbols shLy = rand((%, N, 1) - 1; % integer symbols shL, ar = rshng(d(%, N, 1)); shL, ar = shng(d(%, N, 1)); shL, ar = ahs(ff((%L, N)); shL, ar = ahs(ff((%L, N, Nff())); shL, ar = ahs(ff((</pre>	P
arid on	



Sample & hold

- Sample & hold (Track & hold): input stage for keeping the sampled voltage constant
- Defines the bandwidth over which noise is integrated
- Possibly much higher than the sampling (conversion) rate
- Example of external Track&Hold control:

Linear Technology LTC1407 (see also LTC2145 datasheet: 750 MHz T&H for 125 MS/s ADC) Application to **stroboscopic** measurements²: 100 MHz carrier, echo delays at 1.2 and 1.5 μ s, **4 GS/s** equivalent sampling rate **assuming** stationary environment



²F. Minary, D. Rabus, G. Martin, J.-M. Friedt, *Note: a dual-chip stroboscopic pulsed RADAR for probing passive sensors*, Rev. Sci. Instrum. **87** p.096104 (2016)

Sample & hold

- Sample & hold (Track & hold): input stage for keeping the sampled voltage constant
- Defines the bandwidth over which noise is integrated
- Possibly much higher than the sampling (conversion) rate

Example of external Track&Hold control: Linear Technology LTC1407 (see also LTC2145 datasheet: 750 MHz T&H for 125 MS/s ADC) Application to **stroboscopic** measurements²: 1400 100 MHz carrier, echo delays at 1.2 and 1.5 μ s, \mathfrak{G} **4 GS/s** equivalent sampling rate **assuming** stationary environment



²F. Minary, D. Rabus, G. Martin, J.-M. Friedt, *Note: a dual-chip stroboscopic pulsed RADAR for probing passive sensors*, Rev. Sci. Instrum. **87** p.096104 (2016)

Sample & hold

- Sample & hold (Track & hold): input stage for keeping the sampled voltage constant
- Defines the bandwidth over which noise is integrated
- Possibly much higher than the sampling (conversion) rate
- Example of external Track&Hold control:
- Linear Technology LTC1407 (see also LTC2145
- datasheet: 750 MHz T&H for 125 MS/s ADC)
- Application to stroboscopic measurements^2: 100 MHz carrier, echo delays at 1.2 and 1.5 μ s,
- 4 GS/s equivalent sampling rate assuming stationary environment



ANALOG INPUT otherwise specifications are at $T_A = 25^{\circ}$ C. With internal reference, $V_{DD} = 3V$.

	SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS		
	VIN	Analog Differential Input Range (Notes 3, 8, 9)	$2.7V \le V_{DD} \le 3.3V$			1.25 to 1.25		V		
	V _{CM}	Analog Common Mode + Differential Input Range (Note 10)				0 to V _{DD}		V		
	IIN	Analog Input Leakage Current		٠			1	μA		
	CIN	Analog Input Capacitance	(Note 18)			13		pF		
N	t _{ACQ}	Sample-and-Hold Acquisition Time	(Note 6)	٠			39	ns		
	t _{AP}	Sample-and-Hold Aperture Delay Time				1		ns		
	t JITTER	Sample-and-Hold Aperture Delay Time Jitter				0.3		ps		
	t _{SK}	Sample-and-Hold Aperture Skew from CH0 to CH1				200		ps		

²F. Minary, D. Rabus, G. Martin, J.-M. Friedt, *Note: a dual-chip stroboscopic pulsed RADAR for probing passive sensors*, Rev. Sci. Instrum. **87** p.096104 (2016)

Aliasing for distributed RADAR

- Ettus Research X310: 200 MS/s ADC
- BasicRX daughter board: 1-250 MHz passive balun feeding the ADC
- Sub-sampling the 143.05 MHz at 200 MS/s: uses second Nyquist zone and aliased signal appears at |100 - 43.05| = 56.95 MHz
- Multiple USRP sources: all X310 must be controlled by the same computer running GNU Radio (connected to the same subnetwork)
- From samp_rate=1.536 MS/s to 768 Hz: cascaded FIR filters decimating by 20, 5 and 20 respectively ending with an 800 Hz cutoff frequency
- assumes no signal in aliases of 143.05 MHz + 800 Hz





Aliasing for distributed RADAR

- Ettus Research X310: 200 MS/s ADC
- BasicRX daughter board: 1–250 MHz passive balun feeding the ADC
- Sub-sampling the 143.05 MHz at 200 MS/s: uses second Nyquist zone and aliased signal appears at |100 - 43.05| = 56.95 MHz
- Multiple USRP sources: all X310 must be controlled by the same computer running GNU Radio (connected to the same subnetwork)
- From samp_rate=1.536 MS/s to 768 Hz: cascaded FIR filters decimating by 20, 5 and 20 respectively ending with an 800 Hz cutoff frequency
- assumes no signal in aliases of 143.05 MHz ± 800 Hz



Impact of local oscillator stability

Need for stable local oscillator: 300 Hz @ 143 MHz = 2 ppm long term stability



Top: X310 internal oscillator ; middle & bottom: hydrogen maser external reference

each moving target is identified with a different Doppler shift after FFT of the recorded signal
 low streaming datarate: 600 S/s sufficient, 1 kS/s safe

Results: 2 km ENSMM-UFR ST optical fiber between WRS





Results: 2 km ENSMM-UFR ST optical fiber between WRS





Impedance and equivalent circuit

From the Atmega32U4 datasheet (section 24.7.1):

Analog Input Circuitry

The analog input circuitry for single ended channels is illustrated in Figure 24-9. An analog source applied to ADCn is subjected to the pin capacitance and input leakage of that pin, regardless of whether that channel is selected as input for the ADC. When the channel is selected, the source must drive the S/H capacitor through the series resistance (combined resistance in the input path).

nel

ATmega16U4_32U4 [DATASHEET] 284 Atmel-7766H-USB-ATmega16U4_32U4-Datasheet_092014

The ADC is optimized for analog signals with an output impedance of approximately $10k\Omega$ or less. If such a source is used, the sampling time will be negligible. If a source with higher impedance is used, the sampling time will depend on <u>how long time the source needs to charge the S/H capacitor</u>, with can vary widely. The user is recommended to only use low impedance sources with slowly varying signals, since this minimizes the required charge transfer to the S/H capacitor.

If differential gain channels are used, the input circuitry looks somewhat different, although source impedances of a few hundred $k\Omega$ or less is recommended.

Signal components higher than the Nyquist frequency ($f_{ADC}/2$) should not be present for either kind of channels, to avoid distortion from unpredictable signal convolution. The user is advised to remove high frequency components with a low-pass filter before applying the signals as inputs to the ADC.

Figure 24-9. Analog Input Circuitry



- Typical ADC equivalent impedance: $\simeq 10 \ \text{k}\Omega$
- Make sure sensor impedance is ≪ 10 kΩ, otherwise voltage divider between sensor impedance and ADC impedance
- operational amplifier as follower acts as impedance buffer (high input impedance, low output impedance)
- select single supply or rail to rail operational amplifier for positive power supply only

Impedance and equivalent circuit



Bias T layout:

- sound card output centered on 0 V, but ADC can only sample from 0 to V_{ref}
- C impedance |Z_C| = 1/(Cω) must be much lower at ω = 2πf than resistor bridge impedance
- R much lower than Z_{ADC} (resistor bridge divider assumption)



Quantization noise floor

5 -> 3 hits

 $= 12 \, dB$

8 -> 5 bits

 $= 18 \, dB$

-5.00

0.00

Frequency (kHz)

5.00

10.00

15.00

-10.00

-20

-40 Gain

-100

120 -140 -15.00

(qB)

Selative



> $20 \cdot \log_{10}(2) = 6.02 \text{ dB/bit resolution impacts}$ on noise floor

Averaging for improved resolution

- ▶ Noise scales as $1/\sqrt{M}$ when averaging over M samples \Rightarrow 4-times sampling rate loss for 1-additional bit
- ▶ $10 \log_{10}(4) = 6.02 \text{ dB/bit}$

Which input interface is better for sampling a 77500 Hz signal ? a 16-bit sound card sampling at 192 kS/s or a 8-bit DVB-T sampling at 2 MS/s ?

Averaging for improved resolution

- ▶ Noise scales as $1/\sqrt{M}$ when averaging over *M* samples \Rightarrow 4-times sampling rate loss for 1-additional bit
- ▶ $10 \log_{10}(4) = 6.02 \text{ dB/bit}$

Which input interface is better for sampling a 77500 Hz signal ? a 16-bit sound card sampling at 192 kS/s or a 8-bit DVB-T sampling at 2 MS/s ?

$$\begin{split} f_{ss} &= 4^p \times f_s \Leftrightarrow 10 \log_{10}(f_{ss}/f_s) = 10 \log_{10} 4 \times p \simeq 6.02 \times p \\ \text{i.e. } 10 \log_{10}(\underbrace{10}_{2 \cdot 10^6/192000})/6.02 \simeq 1.5 \text{ bits: high sampling rate only gains 1.5 bit or 9.5 bit equivalent,} \\ \text{poorer than sound card (16 bit) result} \end{split}$$

Impact of clock jitter

- jitter impact dependent on fastest slope of signal
- minimum impact at signal maximum (amplitude fluctuations)



$$\begin{split} v(t) &= A \cdot \cos(\omega t) \Rightarrow \max(dv/dt) = A\omega \\ \text{Jitter } \tau \Rightarrow dv = A\omega\tau \Rightarrow \sigma_v = A\omega\sigma_\tau \ \& \ \tau = \varphi/\omega \Rightarrow \sigma_v = A\sigma_\varphi \end{split}$$

Impact of clock jitter

AD9228

Clock Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency (f_A) due only to aperture jitter (t_1) can be calculated by

SNR Degradation = $20 \times \log 10(1/2 \times \pi \times f_A \times t_J)$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter. IF undersampling applications are particularly sensitive to jitter (see Figure 57).

ERROR: $SNR_{degradation} = -20 \log_{10}(2\pi f_{in}\sigma_{\tau})$



Quad, 12-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter

Data Sheet

AD9228





Figure 57. Ideal SNR vs. Input Frequency and Jitter

- 1. Assume a local oscillator with $S_{arphi} = -110~{
 m dBrad^2/Hz}$ phase white phase noise
- 2. Assume a 16 (or 24) bit ADC clocked at 192 kHz operating in ± 1 V range
- 3. Impact of clock jitter on a 10 kHz input signal at full scale range ?



1. Assume a local oscillator with $S_{\varphi} = -110 \text{ dBrad}^2/\text{Hz}$ phase white phase noise 2. Assume a 16 (or 24) bit ADC clocked at 192 kHz operating in ± 1 V range 3. Impact of clock jitter on a 10 kHz input signal at full scale range ?

►
$$S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$$
 with *B* integration bandwidth and σ_{φ} phase standard deviation:
 $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 1.4 \cdot 10^{-3}$ rad if $B = f_{ADC}$

- 1. Assume a local oscillator with $S_{\varphi} = -110 \text{ dBrad}^2/\text{Hz}$ phase white phase noise
- 2. Assume a 16 (or 24) bit ADC clocked at 192 kHz operating in ± 1 V range
- 3. Impact of clock jitter on a 10 kHz input signal at full scale range ?
- $S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$ with B integration bandwidth and σ_{φ} phase standard deviation: $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 1.4 \cdot 10^{-3}$ rad if $B = f_{ADC}$
- ADC sampling rate \rightarrow time jitter: $1.4 \cdot 10^{-3}/(2\pi \times 192000) = 1.2$ ns

- 1. Assume a local oscillator with $S_{\varphi} = -110 \; \mathrm{dBrad^2/Hz}$ phase white phase noise
- 2. Assume a 16 (or 24) bit ADC clocked at 192 kHz operating in ± 1 V range
- 3. Impact of clock jitter on a 10 kHz input signal at full scale range ?

►
$$S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$$
 with *B* integration bandwidth and σ_{φ} phase standard deviation $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 1.4 \cdot 10^{-3}$ rad if $B = f_{ADC}$

- ADC sampling rate \rightarrow time jitter: $1.4 \cdot 10^{-3}/(2\pi \times 192000) = 1.2$ ns
- ▶ ADC resolution: 2 $V/2^{16} = 30 \ \mu\text{V}$ LSB but 2 $V/2^{24} = 120 \ \text{nV}$ LSB

2

- 1. Assume a local oscillator with $S_{arphi} = -110~{
 m dBrad^2/Hz}$ phase white phase noise
- 2. Assume a 16 (or 24) bit ADC clocked at 192 kHz operating in ± 1 V range
- 3. Impact of clock jitter on a 10 kHz input signal at full scale range ?

•
$$S_{\varphi} = \frac{\sigma_{\varphi}^{*}}{B}$$
 with B integration bandwidth and σ_{φ} phase standard deviation $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 1.4 \cdot 10^{-3}$ rad if $B = f_{ADC}$

- ▶ ADC sampling rate \rightarrow time jitter: $1.4 \cdot 10^{-3}/(2\pi \times 192000) = 1.2$ ns
- \blacktriangleright ADC resolution: 2 $V/2^{16}=$ 30 μV LSB but 2 $V/2^{24}=$ 120 nV LSB
- ▶ $2\pi \times 10000 \times 1.2 \cdot 10^{-9} = 75 \ \mu$ V: 16 bit ADC lost 1 bit and prevents full resolution of 24 bit ADC (only 15 bits valid)

- 1. Assume a local oscillator with $S_{arphi} = -110~{
 m dBrad^2/Hz}$ phase white phase noise
- 2. Assume a 16 (or 24) bit ADC clocked at 192 kHz operating in ± 1 V range
- 3. Impact of clock jitter on a 10 kHz input signal at full scale range ?

•
$$S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$$
 with *B* integration bandwidth and σ_{φ} phase standard deviation $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 1.4 \cdot 10^{-3}$ rad if $B = f_{ADC}$

- ADC sampling rate \rightarrow time jitter: $1.4\cdot 10^{-3}/(2\pi \times 192000) = 1.2$ ns
- ▶ ADC resolution: 2 $V/2^{16} =$ 30 μ V LSB but 2 $V/2^{24} =$ 120 nV LSB
- ▶ $2\pi \times 10000 \times 1.2 \cdot 10^{-9} = 75 \ \mu$ V: 16 bit ADC lost 1 bit and prevents full resolution of 24 bit ADC (only 15 bits valid)
- to keep all significant bits of the 16-bit ADC, a noise floor of -118 dBrad²/Hz at least would be needed
- to keep all significant bits of the 24-bit ADC, a noise floor of -166 dBrad²/Hz at least would be needed

- 1. Assume a local oscillator with $S_{\omega} = -110 \text{ dBrad}^2/\text{Hz}$ phase white phase noise
- 2. Assume a 12 (or 16) bit ADC clocked at 125 MHz operating in ± 1 V range
- 3. Impact of clock jitter on a 5 MHz input signal at full scale range ?

- 1. Assume a local oscillator with $S_{\varphi} = -110 \text{ dBrad}^2/\text{Hz}$ phase white phase noise 2. Assume a 12 (or 16) bit ADC clocked at 125 MHz operating in ± 1 V range 3. Impact of clock jitter on a 5 MHz input signal at full scale range ?
- $S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$ with *B* integration bandwidth and σ_{φ} phase standard deviation: $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 35$ mrad if $B = f_{ADC}$

- 1. Assume a local oscillator with $S_{\varphi} = -110 \text{ dBrad}^2/\text{Hz}$ phase white phase noise
- 2. Assume a 12 (or 16) bit ADC clocked at 125 MHz operating in ± 1 V range
- 3. Impact of clock jitter on a 5 MHz input signal at full scale range ?
- $S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$ with *B* integration bandwidth and σ_{φ} phase standard deviation: $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 35$ mrad if $B = f_{ADC}$
- \blacktriangleright ADC sampling rate \rightarrow time jitter: $35\cdot 10^{-3}/(2\pi\times 125\cdot 10^6)=45$ ps

- 1. Assume a local oscillator with $S_{\varphi} = -110 \; \mathrm{dBrad^2/Hz}$ phase white phase noise
- 2. Assume a 12 (or 16) bit ADC clocked at 125 MHz operating in ± 1 V range
- 3. Impact of clock jitter on a 5 MHz input signal at full scale range ?

•
$$S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$$
 with *B* integration bandwidth and σ_{φ} phase standard deviation $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 35$ mrad if $B = f_{ADC}$

- ▶ ADC sampling rate \rightarrow time jitter: $35 \cdot 10^{-3}/(2\pi \times 125 \cdot 10^6) = 45$ ps
- ▶ ADC resolution: 2 $V/2^{12} = 490 \ \mu\text{V}$ LSB but 2 $V/2^{16} = 30 \ \mu\text{V}$ LSB

- 1. Assume a local oscillator with $S_{\varphi} = -110 \; \mathrm{dBrad^2/Hz}$ phase white phase noise
- 2. Assume a 12 (or 16) bit ADC clocked at 125 MHz operating in ± 1 V range
- 3. Impact of clock jitter on a 5 MHz input signal at full scale range ?

•
$$S_{\varphi} = \frac{\sigma_{\varphi}^2}{B}$$
 with *B* integration bandwidth and σ_{φ} phase standard deviation:
 $\sigma_{\varphi} = \sqrt{10^{S_{\varphi}/10} \times B} = 35$ mrad if $B = f_{ADC}$

- ▶ ADC sampling rate \rightarrow time jitter: $35 \cdot 10^{-3}/(2\pi \times 125 \cdot 10^6) = 45$ ps
- \blacktriangleright ADC resolution: 2 $V/2^{12}=490~\mu V$ LSB but 2 $V/2^{16}=30~\mu V$ LSB
- ▶ $2\pi \times 5 \cdot 10^6 \times 45 \cdot 10^{-12} = 1.4$ mV: only 10.5 significant bits
- \blacktriangleright a noise floor of -143 dBrad²/Hz would be needed to keep all 16-bits (0.8 mrad \rightarrow 1 ps \rightarrow 31 μ V)

Bibliography

Clock and voltage reference statistical noise impacts on ADC output stability.

- High bandwidth ADC needed for high frequency signals
- ▶ If low frequency signals, resolution is improved by averaging ...
- but low frequency ADCs usually provide more bits.
- Adding noise before averaging can improve resolution !

 M. Bellanger, Traitement numérique du signal : Théorie et pratique, & Ed., Sciences Sup, Dunod (2012)
 B. Widrow & I. Kollár, Quantization Noise: Roundoff Error in Digital Computation, Signal Processing, Control, and Communications, Cambridge University Press (2008)
 B. Morley, ESE488 Signals and Systems Laboratory (2016), classes.engineering.wustl.edu/ese488/Lectures/Lecture5a_QNoise.pdf
 PhD Carolina Cárdenas Olaya, Digital Instrumentation for the Measurement of High Spectral Purity Signals (2017), at http://porto.polito.it/2687860/1/Polito_PhD_Thesis.pdf
 P.-Y. Bourgeois, T. Imaike, G. Goavec-Merou & E. Rubiola, Noise in High-Speed Digital-to-Analog Converters, IFCS 2015

Quantization noise

- **>** samples are uniformly distributed from -q/2 to +q/2 with q the quantization step
- quantization error e distribution



$$\frac{S_{v} \text{ dBV}^{2}/\text{Hz} \times f_{s}}{6.02 \text{ bit/dB}} = \text{ENOB} = \log_{2} \left(1 + \frac{V_{FSR}}{\sqrt{12 \cdot f_{N} \cdot S_{\textit{floor}}}}\right)$$

Measurement: 50 Ω load or sine wave on both channels and subtract measurements (remove impact of common track & hold jitter)



ENOB: Effective Number Of Bits

$$\frac{S_{v} \text{ dBV}^{2}/\text{Hz} \times f_{s}}{6.02 \text{ bit/dB}} = \text{ENOB} = \log_{2} \left(1 + \frac{V_{\textit{FSR}}}{\sqrt{12 \cdot f_{\textit{N}} \cdot S_{\textit{floor}}}}\right)$$

Measurement: 50Ω load or sine wave on both channels and subtract measurements (remove impact of common track & hold jitter)

$$v_q = \frac{v_{fsr}}{2^M - 1}$$
: here the target is $M = \text{ENOB}$

$$\sigma^2 = \frac{v_q^2}{12}$$

then the total noise density over the bandwidth is $\mathcal{N}_t = rac{\sigma^2}{f s}$

Now we express

$$\sqrt{\mathcal{N}_t} = \frac{\sigma}{\sqrt{f_s}} = \frac{v_q}{\sqrt{12f_s}} = \frac{v_{fsr}}{\sqrt{12 \cdot fs}(2^M - 1)} \text{ so } 2^M = 1 + \frac{v_{fsr}}{\sqrt{12 \cdot fs \cdot \mathcal{N}_t}}$$

$$\Rightarrow ENOB = M = \log_2 \left(1 + \frac{v_{fsr}}{\sqrt{12 \cdot f_s \cdot \mathcal{N}_t}} \right)$$
 ©PYB

$$\frac{S_{v} \text{ dBV}^{2}/\text{Hz} \times f_{s}}{6.02 \text{ bit/dB}} = \text{ENOB} = \log_{2} \left(1 + \frac{V_{FSR}}{\sqrt{12 \cdot f_{N} \cdot S_{floor}}}\right)$$

Measurement: 50Ω load or sine wave on both channels and subtract measurements (remove impact of common track & hold jitter)



PhD Carolina Cárdenas Olaya, Digital Instrumentation for the Measurement of High Spectral Purity Signals (2017), at http://porto.polito.it/2687860/1/Polito_PhD_Thesis.pdf

$$\frac{S_{v} \text{ dBV}^{2}/\text{Hz} \times f_{s}}{6.02 \text{ bit/dB}} = \text{ENOB} = \log_{2} \left(1 + \frac{V_{FSR}}{\sqrt{12 \cdot f_{N} \cdot S_{floor}}}\right)$$

Measurement: 50Ω load or sine wave on both channels and subtract measurements (remove impact of common track & hold jitter)



but $(-154 + 10 \cdot \log_{10}(125 \cdot 10^6) + 1.76)/6.02 = 11.8$ bits practically

Oscillator phase noise



(a) Input carrier frequency $v_0 = 10$ MHz.

PhD Carolina Cárdenas Olaya, Digital Instrumentation for the Measurement of High Spectral Purity Signals (2017), at http://porto.polito.it/2687860/1/Polito_PhD_Thesis.pdf

$$\sigma_{\varphi}^2 = S_{\varphi} \cdot BW = BW \cdot 10^{S_{\varphi}(dB)/10}$$

Low-pass filtering the ADC measurements

- $\blacktriangleright \text{ IIR: } \sum a_k y_{n-k} = \sum b_k x_{n-k}$
- ► FIR: $y_n = \sum b_k x_{n-k}$
- ▶ Delay dependent on *N* number of coefficients, bits per sample ?